G - Physics – 06 – F
Patent
G - Physics
06
F
G06F 9/455 (2006.01) G06F 9/318 (2006.01) G06F 12/14 (2006.01)
Patent
CA 2256831
A method and apparatus for emulating instructions of one microprocessor ("legacy instructions") with instructions of another microprocessor with an incompatible instruction set which provides increased throughput relative to known emulation systems. In particular, the legacy instructions are translated into direct vectors to software routines for each legacy instruction. Rather than fetching the legacy instruction and interpreting the instruction in software, the emulation system and method in accordance with the present invention fetches the direct vectors to the software routines which emulate the legacy instructions. The legacy instructions can either be translated by way of software when the legacy memory is loaded or modified, or by way of hardware when legacy memory is accessed. By fetching the direct vectors, the need for software-based look-up tables for interpreting the legacy instructions is obviated. As such, the probability of cache misses is greatly reduced which increases the throughput of the system.
Cannon William J.
Hoerig Timothy R.
Remnant David K.
Ward Paul D.
Gowling Lafleur Henderson Llp
Northrop Grumman Systems Corporation
Trw Inc.
LandOfFree
Direct vectored legacy instruction set emulsion does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Direct vectored legacy instruction set emulsion, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Direct vectored legacy instruction set emulsion will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1954428