Disk drive controller with a posted write cache memory

Details Disk drive controller with a posted write cache memory Disk drive controller with a posted write cache memory

G - Physics

06

F

G06F 13/20 (2006.01) G06F 3/06 (2006.01) G06F 12/08 (2006.01) G11C 29/00 (2006.01) G06F 11/10 (2006.01)

Patent

CA 2097762

ABSTRACT DISK DRIVE CONTROLLER WITH A POSTED WRITE CACHE MEMORY A disk array controller includes a local microprocessor, a bus master interface, a compatible interface, buffer memory and a disk interface. The controller includes a DMA controller between the microprocessor, the bus master interface, the compatibility interface and the buffer memory DMA controllers are also provided between the disk interface and the buffer memory. One of these DMA channels includes an XOR engine used to develop parity information used with the disk array. The various DMA controllers are cycled to allow access to the buffer memory and the disk interface. A posted write memory system is connected as a selectable disk drive to the disk interface. The posted write memory system includes mirrored, parity checked and battery backed semiconductor memory to allow posted write data to be retained during power down conditions with only a very small change of data loss.

Affiliated with

Also associated with

Rating

Disk drive controller with a posted write cache memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Disk drive controller with a posted write cache memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Disk drive controller with a posted write cache memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1946214