Distributed instruction completion logic

Details Distributed instruction completion logic Distributed instruction completion logic

G - Physics

06

F

G06F 9/30 (2006.01) G06F 9/38 (2006.01)

Patent

CA 2271533

Each execution unit within a superscalar processor has an associated completion table that contains a copy of the status of all instructions dispatched but not completed. A central completion table maintains the status of every dispatched instruction as reported by the dispatch unit and the individual execution units. Execution units send finish signals to the completion table responsible for retiring a particular type of instruction. The central completion table retires instructions that may cause an interrupt and instructions whose results may target the same register. The execution units' associated completion tables retire the balance of the instructions and the execution units send instruction status to the central completion table and to each execution unit. This reduces the number of instructions that are retired by the central completion table,increasing the number of instructions retired per clock cycle.

Affiliated with

Also associated with

Rating

Distributed instruction completion logic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Distributed instruction completion logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Distributed instruction completion logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1676730