G - Physics – 11 – C
Patent
G - Physics
11
C
352/41.2
G11C 5/00 (2006.01) H03K 19/173 (2006.01)
Patent
CA 2022056
This invention provides additional circuitry for a configurable logic array having logic functions which are programmed by loading memory cells which cause the logic array to generate a desired function. With the additional circuitry, the memory cells can also be used as memory for access by other parts of the logic array during operation.
Freeman Ross H.
Hsieh Hung-Cheng
Smart & Biggar
Xilinx Inc.
LandOfFree
Distributed memory architecture for a configurable logic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Distributed memory architecture for a configurable logic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Distributed memory architecture for a configurable logic... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1541297