Dual data buffering in separately powered memory modules

Details Dual data buffering in separately powered memory modules Dual data buffering in separately powered memory modules

G - Physics

06

F

G06F 12/16 (2006.01) G06F 1/26 (2006.01) G06F 11/20 (2006.01) G11C 5/14 (2006.01)

Patent

CA 2072728

TU9-91-018 ABSTRACT DUAL DATA BUFFERING IN SEPARATELY POWERED MEMORY MODULES Combination of split memory modules, each module partitioned into a first section and a second section. Each module has its own power source so that the failure of a single power source will not affect the other modules. A particular block of data is not stored in both sections of a single module. Each block of data is stored in the first section of one module and the second section of a different module. Failure of a power supply will not cause a loss in data since the same data is stored in a section of a module not powered by the same power supply. The failure of all power supplies will not result in the loss of any data if either the first or second section of the memory modules is nonvolatile, i.e., backed up, usually by battery sources.

Affiliated with

Also associated with

Rating

Dual data buffering in separately powered memory modules does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual data buffering in separately powered memory modules, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual data buffering in separately powered memory modules will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1726858