Dual deadman timer circuit

Details Dual deadman timer circuit Dual deadman timer circuit

G - Physics

06

F

354/230.8

G06F 9/22 (2006.01) G06F 11/00 (2006.01) G06F 11/14 (2006.01)

Patent

CA 1168371

Abstract of the Disclosure A dual deadman timer circuit functions to reset a dual mode microprocessor in the event of loss of program control. The microprocessor has high and low power requirements corresponding to its two operating modes, and the deadman timer circuit also adjusts the output power level of an associated two-level power supply to ensure that sufficient power is available for the full operation of the microprocessor during reset. The dead- man timer functions during both microprocessor modes and includes two level-sensitive input sections to ensure that the microprocessor is reset under an error condi- tion.

384443

Affiliated with

Also associated with

Rating

Dual deadman timer circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual deadman timer circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual deadman timer circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1197782