G - Physics – 06 – F
Patent
G - Physics
06
F
354/233
G06F 13/14 (2006.01) G06F 15/173 (2006.01) H04L 12/56 (2006.01) H04L 12/44 (2006.01)
Patent
CA 2011935
DUAL-PATH COMPUTER INTERCONNECT SYSTEM WITH FOUR-PORTED PACKET MEMORY CONTROL ABSTRACT OF THE DISCLOSURE A computer interconnect system uses packet data transmission over serial links connecting nodes of a network. The serial links provide simultaneous dual paths for transmit/receive. An adapter couples a CPU or the like at a node to the serial link. The adapter includes a packet memory for temporarily storing transmit packets and receive packets, along with a port processor for executing the protocol. Packets of data are transferred between the system bus of the CPU and the packetmemory by a pair of data movers, one for read and one for write. The packet memory is accessed upon demand by the serial link, the port processor and the data movers, using interleaved cycles. To accommodate this access upon demand withoutrequest/grant cycles, parking registers are provided to store read or write data until a later cycle, and the data rate on the packet memory port is high enough to allow ample time for simultaneous use of both channels as well as packet processing and moving to and from the CPU.
Awiszio Desiree A.
Clark Paul H.
Soman Satish
Awiszio Desiree A.
Clark Paul H.
Digital Equipment Corporation
Smart & Biggar
Soman Satish
LandOfFree
Dual-path computer interconnect system with four-ported... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual-path computer interconnect system with four-ported..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual-path computer interconnect system with four-ported... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1994182