Dynamic addressing for variable track length cache memory

Details Dynamic addressing for variable track length cache memory Dynamic addressing for variable track length cache memory

G - Physics

06

F

354/239

G06F 9/00 (2006.01) G06F 12/00 (2006.01) G06F 12/08 (2006.01) G06F 13/00 (2006.01) G11C 7/00 (2006.01) G11C 8/00 (2006.01) G11C 15/00 (2006.01) G11C 17/00 (2006.01) G11C 19/00 (2006.01) G11C 21/00 (2006.01) G11C 27/00 (2006.01)

Patent

CA 1253627

STC-155 ABSTRACT OF THE DISCLOSURE A data storage system includes a host computer and magnetic disk units of diverse types. A solid state cache memory stores data records at addresses which are generated by a microprocessor in the cache manager. These addresses include a beginning of track address and an end of track address which span a frame having enough memory locations to store an entire track for a particular type of disk unit.

440654

Affiliated with

Also associated with

Rating

Dynamic addressing for variable track length cache memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic addressing for variable track length cache memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic addressing for variable track length cache memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1206904