H - Electricity – 03 – K
Patent
H - Electricity
03
K
328/87
H03K 5/156 (2006.01) H04L 7/033 (2006.01)
Patent
CA 2029981
ABSTRACT OF THE DISCLOSURE A system (100, 50, 300) for recovering a clock signal from a serial data signal (102) having rising (204) and falling (206) transitions. The transitions (204, 206) are detected by a transition detector (11, 12, 108, 110) which generates a transition signal (13a, 13b, 109, 111) having a first logic state when a rising (204) or falling (206) transition is detected. The system (100, 50, 300) includes a delay device (22, 120, 122) which delays the transition signal (13a,13b,109, 111) by a preselected time period and a gating device (24, 124, 126) responsive to the transition signal (13a, 13b, 109, 111). The gating device (24, 124, 126) is enabled by the transition signal (13a, 13b, 109, 111) when the signal is the first logic state, thereby permitting a system generated clock signal (148) to propagate to a phase comparison system (132, 134 176, 178, G1, G4) for comparison with the delayed transition signal (23, 128, 130). The phase comparison system (132, 134, 178, 178, G1, G4) generate a correction signal (30) indicative of the phase difference between the compared signals (23, 25, 144, 152, 130, 154) such that the transitions in clock signal (148) generated are in synchronization with the data transitions (204, 206).
Davis Craig Moore
Tietz Gary William
National Semiconductor Corporation
Smart & Biggar
LandOfFree
Edge transition insensitive delay line apparatus & method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Edge transition insensitive delay line apparatus & method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Edge transition insensitive delay line apparatus & method will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1862166