Efficient error detection in a vlsi central processing unit

Details Efficient error detection in a vlsi central processing unit Efficient error detection in a vlsi central processing unit

G - Physics

06

F

G06F 11/16 (2006.01)

Patent

CA 2041219

ABSTRACT OF THE DISCLOSURE In a Central Processing Unit (CPU) incorporating a Basic Processing Unit (BPU) which includes an address and execution (AX) unit, a decimal numeric (DN) unit and a floating point (FP) unit and also incorporating a cache unit situated logically intermediate the BPU and system memory, BPU data manipulation errors are sensed by duplicating each of the AX, DN and FP chips (i.e., duplicating the BPU) and performing all BPU data manipulation operations redundantly. The outputs from the duplicate BPUs are placed on respective master (MRB) and slave (SRB) result busses which are coupled to the cache unit, and the results are compared, byte-by- byte in the cache unit. If the results are not identical in each byte of the result, the individual chip handling the byte in the cache unit and detecting the no-compare condition issues an individual error signal, and appropriate steps to remedy or otherwise respond to the error signal may be undertaken within the cache unit, within the CPU and within the system.

Affiliated with

Also associated with

Rating

Efficient error detection in a vlsi central processing unit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Efficient error detection in a vlsi central processing unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient error detection in a vlsi central processing unit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1398317