G - Physics – 11 – C
Patent
G - Physics
11
C
354/231
G11C 7/00 (2006.01) H04J 3/06 (2006.01)
Patent
CA 2021348
An elastic store memory circuit includes first and second elastic store memories. Each of the first and second elastic store memories generates a phase comparison signal when a phase difference between a write timing and a read timing is within a predetermined phase range. The elastic store memory circuit also includes a selector which selects either the input data read out from the first elastic store memory or the input data read out from the second elastic store memory, and a slip signal generator for generating a slip signal on the basis of a write reset timing at which the first and second elastic store memories are reset, a read reset timing at which the first and second elastic store memories are reset, and the phase comparison signal. The slip signal indicates which one of the write reset timing and the read reset timing precedes the other one.
Aso Yasuhiro
Izawa Naoyuki
Kakuma Satoshi
Uchida Yoshihiro
Fetherstonhaugh & Co.
Fujitsu Limited
LandOfFree
Elastic store memory circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Elastic store memory circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Elastic store memory circuit will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1351709