Encryption processor with shared memory interconnect

Details Encryption processor with shared memory interconnect Encryption processor with shared memory interconnect

H - Electricity

04

L

H04L 9/00 (2006.01) G06F 7/50 (2006.01) G06F 7/52 (2006.01) G06F 7/72 (2006.01)

Patent

CA 2244337

An encryption chip is programmable to process a variety of secret key and public key encryption algorithms. The chip includes a pipeline of processing elements, each of which can process a round within a secret key algorithm. Data is transferred between the processing elements through dual port memories. A central processing unit allows for processing of very wide data words, from global memory in single cycle operations. An adder circuit is simplified by using plural relatively small adder circuits with sums and carries looped back in plural cycles. Multiplier circuitry can be shared between the processing elements and the central processor by adapting the smaller processing element multipliers for concatenation as a very wide central processor multiplier.

Affiliated with

Also associated with

Rating

Encryption processor with shared memory interconnect does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Encryption processor with shared memory interconnect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Encryption processor with shared memory interconnect will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1513708