Enhanced locked bus cycle control in a cache memory computer...

Details Enhanced locked bus cycle control in a cache memory computer... Enhanced locked bus cycle control in a cache memory computer...

G - Physics

06

F

354/230.82

G06F 13/362 (2006.01) G06F 12/08 (2006.01) G06F 13/364 (2006.01)

Patent

CA 2026816

ENHANCED LOCKED BUS CYCLE CONTROL IN A CACHE MEMORY COMPUTER SYSTEM ABSTRACT An enhanced processor lock cycle management system for computer systems including a processor 10 and a cache memory controller 12 which accommodates existing methodologies and provides an enhanced mode wherein processor lock cycles are not passed to the controller 12 but control of the system bus 14 by controller 12 is maintained by inhibiting hold requests to the controller 12 by other system elements.

Affiliated with

Also associated with

Rating

Enhanced locked bus cycle control in a cache memory computer... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Enhanced locked bus cycle control in a cache memory computer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Enhanced locked bus cycle control in a cache memory computer... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-2078951