Error correction method and apparatus

Details Error correction method and apparatus Error correction method and apparatus

H - Electricity

04

N

350/34

H04N 7/08 (2006.01)

Patent

CA 1222558

ABSTRACT OF THE DISCLOSURE A random multi-error correcting code having a maximum length block in a packet, for instance, a majority logic decodable (272, 190) shortened difference set cyclic code is used for the error correction in a character code broadcasting system. The error correcting ability of this code is increased. If errors cannot be corrected, the leading bit is shifted, so that more than 8-bit errors is to be corrected. Also, the correction is made by decreasing the threshold value, so that the error correcting ability is improved. Framing timing extraction circuit and a phase lock circuit for the framing timing are eliminated, so that a load of the hardware is reduced. Preferably, the error correcting code is superposed on the television signal during a vertical blanking period.

513552

Affiliated with

Also associated with

Rating

Error correction method and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Error correction method and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error correction method and apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1236926