G - Physics – 06 – F
Patent
G - Physics
06
F
G06F 3/14 (2006.01) G09G 3/28 (2006.01)
Patent
CA 2159963
Coupled to an error variance circuit 11 is an emission luminance characteristic acquisition circuit 20 that counts up, at a display number counter 21, the display number in the single or plural frames of the respective bits of image data by the counters, M in number, corresponding to said bits, then solves for display area percentage (Sk) dividing, at a display area percentage operation part 22, the display dot number as counted at a display number counter 21, by total dot number, and acquires the luminance deviation characteristic for each bit by means of an emission luminance deviation characteristic measuring part 24. The luminance deviation thus obtained is renewed for each frame and transferred to the error variance circuit 11, and processed for error variance on the basis of the emission luminance characteristic to be output at PDP. At low level, on the other hand, the luminance deviation is rendered either fixed type luminance deviation or emission luminance level more or less higher than the actual one to reduce the diffusion noise particularly at the low level image portion thereby obtaining a more natural image.
Denda Hayato
Kobayashi Masayuki
Kosakai Asao
Matsunaga Seiji
Nakajima Masamichi
Canon Kabushiki Kaisha
Fujitsu General Limited
Gowling Lafleur Henderson Llp
LandOfFree
Error variance processing equipment for display device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Error variance processing equipment for display device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error variance processing equipment for display device will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1379864