G - Physics – 06 – F
Patent
G - Physics
06
F
354/166, 354/230
G06F 9/455 (2006.01) G06F 9/318 (2006.01) G06F 9/38 (2006.01) G06F 9/44 (2006.01)
Patent
CA 1269756
EXTENDED FLOATING POINT OPERATIONS SUPPORTING EMUILATION OF SOURCE INSTRUCTION EXECUTION ABSTRACT In a system which emulates execution of source CPU instructions and includes a translating unit (translator) for converting source instructions to target instructions and a target CPU instruction unit for processing and issuing translated target instructions, provision is made for accelerating instruction, translation, issue, and execution when certain source floating point arithmetic instructions are emulated for execution. When a source floating point arithmetic instruction is emulated, a token is placed in a wait queue in the translator to prevent the translation of any source instructions and issue of any target instructions until condition and interrupt information is available and validated. In addition, emulation of source RX-type floating point instructions is enhanced by provision of registers in the instruction unit which receive X-field denoted operands, and which thereby permit a target CPU execution unit to perform the emulation by conducting register-to-register operations.
547682
Bechdel John F.
Mitchell James A.
International Business Machines Corporation
Kerr Alexander
LandOfFree
Extended floating point operations supporting emulation of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Extended floating point operations supporting emulation of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Extended floating point operations supporting emulation of... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1289055