H - Electricity – 01 – L
Patent
H - Electricity
01
L
356/146, 356/147
H01L 21/385 (2006.01) H01L 21/225 (2006.01) H01L 21/265 (2006.01) H01L 21/477 (2006.01) H01L 29/78 (2006.01)
Patent
CA 1131797
ABSTRACT OF THE DISCLOSURE A simulated epitaxial layer is formed below the surface of the semiconductor body by implanting impurities, of a conductivity determining type opposite to the conductivity type of the body, into the body to a depth below the surface of the body less than the desired thickness of the simulated epitaxial layer. The body is then heated to a temperature above the diffusion temperature of the implanted impurity. The application of heat is terminated after the implanted impurity has diffused to a distance below the surface of the semiconductor body approximately equal to the desired thickness of the simulated epitaxial layer. Designated areas of the simulated epitaxial layer are doped to alter the conductivity thereof to form source and drain regions. An insulating layer is formed on the surface of the semiconductor body above the channel region. Metallized areas are formed over the source and drain regions and the insulating layer, respectively, to act as electrodes.
348272
Multani Jagir S.
Sandhu Jagtar S.
General Instrument Corporation
Smart & Biggar
LandOfFree
Fabrication of a semiconductor device in a simulated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabrication of a semiconductor device in a simulated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication of a semiconductor device in a simulated... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-831073