H - Electricity – 01 – L
Patent
H - Electricity
01
L
356/122, 95/94.4
H01L 21/312 (2006.01) G03F 7/09 (2006.01) H01L 21/027 (2006.01)
Patent
CA 1123118
FABRICATION OF INTEGRATED CIRCUITS UTILIZING THICK HIGH-RESOLUTION PATTERNS Abstract of the Disclosure The present invention relates to a method of processing surface portions of a structure in a high-resolution manner with good line width control. The method comprises utilizing a relatively thin uniform-thickness layer of material and establishing a pattern therein definitive of the pattern in accordance with which the surface of the structure is to be processed. The method includes the steps of interposing a relatively thick layer of material between the relatively thin layer and the surface of the structure, processing the relatively thick layer employing the relatively thin patterned layer as a mask to form in the relatively thick layer a pattern having near vertical walls and substantially no under- cutting. This pattern corresponds to the pattern of the relatively thin layer. The surface of the structure is then processed, utilizing the relatively thick patterned layer as a mask therefore.
334310
Fraser David B.
Maydan Dan
Moran Joseph M.
Kirby Eades Gale Baker
Western Electric Company Incorporated
LandOfFree
Fabrication of integrated circuits utilizing thick... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabrication of integrated circuits utilizing thick..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication of integrated circuits utilizing thick... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-322014