Fail-safe electronic time delay circuit

Details Fail-safe electronic time delay circuit Fail-safe electronic time delay circuit

H - Electricity

03

K

328/188, 321/32

H03K 5/13 (2006.01) B61L 3/00 (2006.01) H01H 47/18 (2006.01) H03K 17/28 (2006.01)

Patent

CA 1079821

FAIL-SAFE ELECTRONIC TIME DELAY CIRCUIT ABSTRACT OF THE DISCLOSURE This disclosure relates to a fail-safe time delay circuit for providing a definite time interval. The time delay circuit includes a resistance-capacitance charging network which is connected to a source of a d.c. supply source by a switching device. The potential charge developed on the capacitor powers an inverter to produce a.c. signals having a given frequency. The a.c. signal is fed to a multi-stage tuned amplifier having a resonant circuit tuned to the given frequency. The amplified a.c. signals are applied to a voltage doubling network which normally energizes a load and which maintains the load energized for no longer than the definite time interval after the opening of the switching device.

282270

Affiliated with

Also associated with

Rating

Fail-safe electronic time delay circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fail-safe electronic time delay circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fail-safe electronic time delay circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-247820