Fail-safe transistorized overspeed circuit arrangement

Details Fail-safe transistorized overspeed circuit arrangement Fail-safe transistorized overspeed circuit arrangement

G - Physics

05

D

340/148, 328/166

G05D 13/62 (2006.01) G01P 1/10 (2006.01) G01P 3/48 (2006.01) H02P 23/00 (2006.01)

Patent

CA 1038471

Abstract of the Disclosure This invention relates to a vital type of vehicle over- speed circuit arrangement for receiving variable frequency signals from a speed sensing device. The variable frequency signals are applied to a single break passive low-pass filter which attenuates the signals at a rate of 6db per octave. The attenuated signals are fed to an input amplifier which couples the amplified filtered signals to a selection network. The selection network includes a plurality of active switching stages a select one of which is activated for controlling the gain of a variable gain amplifier. The variable gain amplifier is coupled to an output amplifier which produces an output voltage having a value which is proportional to the frequency of the signals and the gain of the variable gain amplifier.

216541

Affiliated with

Also associated with

Rating

Fail-safe transistorized overspeed circuit arrangement does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fail-safe transistorized overspeed circuit arrangement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fail-safe transistorized overspeed circuit arrangement will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-940166