G - Physics – 06 – F
Patent
G - Physics
06
F
354/224
G06F 11/00 (2006.01) G06F 11/30 (2006.01) G06F 11/14 (2006.01) G06F 11/22 (2006.01)
Patent
CA 2037776
In a high speed computer having a memory and a plurality of arithmetic processors divided into groups, the arithmetic processors of each group being connected to the memory in a hierarchical order in a master-subordinate relationship, the memory and the arithmetic processors generates an alarm signal indicating a failed part of the memory and each of the arithmetic processors. During a fault recovery process, a test program is performed on the computer to determine if it is properly functioning. If a favorable result is indicated, the computer is restarted in an original system configuration. Otherwise, part of the arithmetic processors is isolated from the computer depending on the alarm signal to degrade the computer into a first degraded system configuration. The test program is performed again on the first degraded system configuration. If the second test produces a favorable result, the computer is restarted in the first degraded system configuration. Otherwise, one or more of the arithmetic processors are isolated from the computer depending on the alarm signal so that the computer is degraded into a second degraded system configuration.
Jippo Akira
Nakamura Akihiko
Corporation Nec
Smart & Biggar
LandOfFree
Fault recovery processing for supercomputer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fault recovery processing for supercomputer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault recovery processing for supercomputer will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1833088