Fifo buffer

Details Fifo buffer Fifo buffer

H - Electricity

04

B

H04B 10/00 (2006.01) G06E 1/00 (2006.01)

Patent

CA 2043073

A FIFO buffer in which respective portions are controlled in a distributed manner is provided. In the FIFO buffer, a number of loop circuits having delay elements are provided in which respective loop circuits are connected to one another in cascade manner. Additionally provided are a number of traffic control units for controlling the signal traffic between respective neighboring loop circuits. In the case where no signal is fed back to a traffic control unit from the output side and also a new signal is transmitted thereto from the input side, the traffic control unit transmits the new signal to the loop circuit which is on the output side. In the case where any signal is fed back to a traffic control unit from the output side and also a new signal is transmitted thereto from the input side, the traffic control unit again transmits the fed-back signal to the loop circuit which is on the output side and transmits the new signal to the loop circuit which is on the input side. In the case where any signal is fed back to a traffic control means from the output side and also no signal is transmitted thereto from the input side, the traffic control means transmits again the fed-back signal to the loop circuit which is on the output side.

Affiliated with

Also associated with

Rating

Fifo buffer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fifo buffer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fifo buffer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1956606