First-in, first-out (fifo) memory configuration for queue...

Details First-in, first-out (fifo) memory configuration for queue... First-in, first-out (fifo) memory configuration for queue...

G - Physics

06

F

354/241

G06F 13/16 (2006.01) G06F 5/10 (2006.01)

Patent

CA 1191277

- 17 - FIRST-IN, FIRST-OUT (FIFO) MEMORY CONFIGURATION FOR QUEUE STORAGE Abstract A first-in, first-out queue has a random access memory (RAM) for storing a plurality of information words, seriatim. A controller is used to insure that only after a complete message, comprising the information words, has been received will a word of that message be read out. Three pointers are used to effect this result. A read pointer addresses the location in the RAM from where a word may be read. A write pointer addresses the location in the RAM where a word may be entered. A third pointer addresses the location in the RAM where the last word of a complete message is stored.

434061

Affiliated with

Also associated with

Rating

First-in, first-out (fifo) memory configuration for queue... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with First-in, first-out (fifo) memory configuration for queue..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and First-in, first-out (fifo) memory configuration for queue... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1241561