Folded bit line memory with one decoder per pair of spare rows

Details Folded bit line memory with one decoder per pair of spare rows Folded bit line memory with one decoder per pair of spare rows

G - Physics

11

C

352/82

G11C 5/02 (2006.01) G11C 11/40 (2006.01) G11C 29/00 (2006.01)

Patent

CA 1199405

- 11 - FOLDED BIT LINE MEMORY WITH ONE DECODER PER PAIR OF SPARE ROWS Abstract A folded bit line configured DRAM, with even and odd rows of memory cells, also includes spare even and odd rows of memory cells which can be substituted for standard rows found to have defective cells or interconnections. Each of the decoders associated with a standard row includes provisions for being disconnected if found to be associated with a defective row. One common spare decoder is associated with one spare even and one spare odd row of memory cells. Each spare decoder is designed normally to be deselected for any address but to be able to assume the address of any disconnected standard row. Disconnection of a standard decoder and substitution of a spare decoder with the appropriate inclusion of fusible links which are selectively opened by laser irradiation. The use of one spare decoder with both an even and odd row serves to reduce the number of needed spare decoders and thus reduces overall chip size.

441574

Affiliated with

Also associated with

Rating

Folded bit line memory with one decoder per pair of spare rows does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Folded bit line memory with one decoder per pair of spare rows, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Folded bit line memory with one decoder per pair of spare rows will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1302820