Four transistor cross-coupled bitline content addressable...

Details Four transistor cross-coupled bitline content addressable... Four transistor cross-coupled bitline content addressable...

G - Physics

11

C

356/23, 352/81

G11C 15/00 (2006.01) G11C 15/04 (2006.01)

Patent

CA 1270060

FOUR TRANSISTOR CROSS-COUPLED BITLINE CONTENT ADDRESSABLE MEMORY Abstract Of the Disclosure A content addressable memory cell comprises two storage IGFETs connected between a Match line and respective bitlines. Stored potentials are applied to the gates of the IGFETs through Write IGFETs which are cross coupled to the bitlines. The cross- coupling results in a larger storage capacitance and reduced degenerative capacitive coupling. This improves the speed and noise immunity of the cell. The memory cell is fabricated with three primary levels: a lower level of semiconductor material in which the source, drain and channel of each FET is formed, a center level of conductive material in which the Match and Write lines and the gates of the FETs are formed and an upper level in which the bitlines are formed. The center and lower levels are interconnected at buried contacts,

523559

Affiliated with

Also associated with

Rating

Four transistor cross-coupled bitline content addressable... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Four transistor cross-coupled bitline content addressable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Four transistor cross-coupled bitline content addressable... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1194765