Frame buffer memory system for reducing page misses when...

Details Frame buffer memory system for reducing page misses when... Frame buffer memory system for reducing page misses when...

G - Physics

06

F

G06F 12/02 (2006.01) G06T 1/60 (2006.01) G06T 15/00 (2006.01)

Patent

CA 2267491

In a computer image generation system, a method for reducing page switches when rendering polygons to a color and Z-buffer using a memory subsystem with N banks of memory. The method is performed by first allocating the pages of a first memory subsystem (Z-buffer or color) to consecutive and contiguous pages of the frame buffer memory, where the individual frame buffer memory pages reside in one of N banks of memory. The second memory subsystem(Z-buffer or color)is then allocated according to the following rule : the allocation of the second memory subsystem is made such that its first page does not reside in a memory bank whose index is equal to the index of the memory bank allocated to the first page of the memory subsystem. The allocation rule effectively reduces page switches by virtue of being able to access different memory banks for both Z-buffer and color read and writes thereby by avoiding the computational costs associated with opening multiple memory pages in the same memory bank.

Affiliated with

Also associated with

Rating

Frame buffer memory system for reducing page misses when... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Frame buffer memory system for reducing page misses when..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Frame buffer memory system for reducing page misses when... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1856450