H - Electricity – 04 – J
Patent
H - Electricity
04
J
363/10
H04J 3/00 (2006.01) H04J 3/14 (2006.01) H04Q 11/06 (2006.01)
Patent
CA 1282882
A FRAME CHECKING ARRANGEMENT FOR DUPLEX TIME MULTIPLEXED REFRAMING CIRCUITRY ABSTRACT OF OF INVENTION Telecommunication switching systems are typically connected by high-speed digital data spans. These spans may commonly be T1 or T2 carriers using DS1 or DS2 data formats, respectively. These systems may contain duplex digital span control units. Synchronization circuitry includes a time multiplexed state machine for each copy of the digital span control unit. The state machine monitors framing alarm signals from its own copy as well as from the other copy of the digital span control unit. This circuitry detects whether the framing alarm signals for each copy are identically synchronized. If these framing alarm signals are not identically synchronized, then one copy of the circuitry executes a hold (wait) operation for the other copy of the circuit to perform its reframing operation. For non-error conditions, the wait places the two copies back in synchronization. This arrangement applies stringent checking criteria to framing and synchronization bits, which have been previously found, to insure that these bits are the correct ones. As a result, the duplex units are more likely to remain synchronized.
550107
Gte Communication Systems Corporation
R. William Wray & Associates
LandOfFree
Frame checking arrangement for duplex time multiplexed... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Frame checking arrangement for duplex time multiplexed..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Frame checking arrangement for duplex time multiplexed... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1288613