H - Electricity – 04 – J
Patent
H - Electricity
04
J
363/17
H04J 3/06 (2006.01)
Patent
CA 1260167
ABSTRACT OF THE DISCLOSURE A frame synchronizing circuit uses parallel processing of a received multiplexed signal to detect frame synchronization. The input signal is separated into a predetermined number or signal trains. A matching number of frame synchronizing pattern detection circuits detect the presence or the frame synchronizing pattern by each or the frame synchronizing pattern detection circuits detecting the presence or a modified frame synchronizing pattern. The modified frame synchronizing patterns all contain the same sequence of bits, but the leading bit of the frame synchronizing pattern is in a different signal train in each of the modified frame synchronizing patterns. Timing comparison circuits corresponding to the modified frame synchronizing pattern detection circuits indicate which, if any, of the modified frame synchronizing patterns, are in coincidence with a frame pulse generated at the time the frame synchronizing pattern is expected to be detected. Synchronization guarding circuits corresponding to the timing comparison circuits indicate which, if any, of the modified frame synchronizing patterns is in synchronization with the frame pulse. A timing control circuit adjusts the timing of the frame pulse when the timing comparison and synchronization guarding circuits indicate noncoincidence and asynchronization of all of the modified frame synchronizing patterns.
539899
Fetherstonhaugh & Co.
Fujitsu Limited
LandOfFree
Frame synchronizing circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Frame synchronizing circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Frame synchronizing circuit will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1275220