Frequency divider system

Details Frequency divider system Frequency divider system

H - Electricity

03

K

H03K 23/70 (2006.01) H03K 19/20 (2006.01)

Patent

CA 2425654

A frequency divider circuit for providing a divided clock signal having a frequency that is an odd integer factor less than the frequency of an incoming system clock signal. The frequency divider includes a clock generator circuit coupled to a delay circuit which operates in an active and a reset phase to provide a divided clock signal from the system clock signal. In the active phase, the clock generator circuit drives the divided clock signal to a first logic state until a reset signal is received. The delay circuit then generates the reset signal at a predetermined number of system clock edges after the divided clock signal is driven to the first logic state. In the reset phase, both the clock generator circuit and the delay circuit are reset in response to the reset signal such that the clock generator circuit immediately drives the divided clock signal to a second logic state, and the delay circuit disables the reset signal within the predetermined number of system clock edges. The delay circuit maintains a 50% duty cycle for the divided clock signal.

Affiliated with

Also associated with

Rating

Frequency divider system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Frequency divider system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Frequency divider system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1766275