Functional addressing method for a multiplexed data bus

Details Functional addressing method for a multiplexed data bus Functional addressing method for a multiplexed data bus

G - Physics

06

F

354/233

G06F 13/00 (2006.01) G06F 9/30 (2006.01) G06F 15/16 (2006.01) G11C 7/00 (2006.01) H04L 29/06 (2006.01)

Patent

CA 1176380

ABSTRACT A method of functional addressing which may be employed with a multiplexed data bus having a plurality of data processing units coupled thereto. A function code is generated and made part of a transmitted message. Units receiving the transmitted message apply the function code to the address lines of a random access memory and read the contents of the memory at a location indicated by the function code. The contents stored at each memory location are indicative of whether or not that type of message is accepted or disregarded by the receiving unit. Also, a method of changing the contents of the memory, and hence the routing of messages between units, is disclosed.

412644

Affiliated with

Also associated with

Rating

Functional addressing method for a multiplexed data bus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Functional addressing method for a multiplexed data bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Functional addressing method for a multiplexed data bus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1336293