G - Physics – 06 – F
Patent
G - Physics
06
F
354/230.5
G06F 9/44 (2006.01) G06F 9/455 (2006.01) G06F 12/10 (2006.01)
Patent
CA 1176377
PO9-80-005 ABSTRACT OF THE DISCLOSURE The described embodiment provides translation look-aside buffer (TLB) hardware in a CP that receives the results of double-level address translations to eliminate the need for having shadow tables for the second-level in a virtual machine (VM) environment. Each TLB entry contains hardware which indicates whether the address sent by the CP Instruction Execution (IE) unit for translation is a guest or host/native request, and for a guest request if it is a real or virtual address. Intermediate translations for a double-level translation are inhibited from being loaded into the TLB. Guest entries are purged from the TLB without disturbing any host entries. An accelerated preferred guest mode in the CP forces its hardware adder translation hard ware to translate each accelerated preferred guest request, since it requires only a single level translation. A nonaccelerated guest request is instead translated by microcode. A limit check register is provided to check preferred guest addresses without causing performance degradation.
400593
Bullions Robert J. III
Curlee Thomas O. III
Gum Peter H.
Mcgilvray Bruce L.
Richardson Ethel L.
International Business Machines Corporation
Rosen Arnold
LandOfFree
Guest architectural support in a computer system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Guest architectural support in a computer system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Guest architectural support in a computer system will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1336728