Hardware demand fetch cycle system interface

G - Physics – 06 – F

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

354/231, 354/239

G06F 9/00 (2006.01) G06F 9/22 (2006.01) G06F 9/30 (2006.01)

Patent

CA 1284387

ABSTRACT OF THE DISCLOSURE A data processing system includes a central processor unit (CPU), a main memory and a memory management unit (MMU). Information is stored in main memory in segments, each segment being identified by a segment descriptor stored in a translation table in the MMU. Logical addresses from the CPU address segment descriptors in the MMU's translation table. These segment descriptors include the physical address of the location in main memory of the first word of the segment. If the segment descriptor is not in the translation table location, then the MMU operation is suspended while the segment descriptor is demand fetched from main memory.

537353

LandOfFree

Say what you really think

Search LandOfFree.com for Canadian inventors and patents. Rate them and share your experience with other people.

Rating

Hardware demand fetch cycle system interface does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hardware demand fetch cycle system interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware demand fetch cycle system interface will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFCA-PAI-O-1265905

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.