High resolution imager employing staggered sensor structure

Details High resolution imager employing staggered sensor structure High resolution imager employing staggered sensor structure

H - Electricity

01

L

345/1

H01L 31/08 (2006.01) H04N 1/03 (2006.01) H04N 1/195 (2006.01) H04N 3/15 (2006.01)

Patent

CA 1188396

-1- ABSTRACT A high density charge coupled device imaging array 58 with a bilinear array 60, 62 of photosites on a single integrated circuit chip is utilized in an image scanning configuration. Offset photosites 60a, 62a in two rows are coupled via transfer gates 64 to storage register 72 and then to two shift registers 74, 76, and via transfer gates 66 directly to two shift registers 68, 70 in a quadrilinear array. The output of these four shift registers 68, 70, 74, 76 are multiplexed to generate a single output pulse train representative of the information scanned.

405743

Affiliated with

Also associated with

Rating

High resolution imager employing staggered sensor structure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High resolution imager employing staggered sensor structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High resolution imager employing staggered sensor structure will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1333446