H - Electricity – 04 – L
Patent
H - Electricity
04
L
328/87
H04L 7/02 (2006.01) H04L 7/033 (2006.01)
Patent
CA 1282124
ABSTRACT OF THE DISCLOSURE The present invention generates a data clock for data processing circuitry by developing an optimum locally generated clock signal which is selected with each received data message. This is achieved by utilizing a local crystal clock which serves as an input to a multiple active parallel tap delay line. A register has the various delay signals input to it and a window generator strobes the inputs to the register so as to process the strobed levels of the various delayed clock signals. This is done to detect a level transition in any of the clock phases. Gating circuitry then chooses an optimum clock phase which has undergone a transition in a desired direction during the time window when the various clock phases were strobed. As a result of the present invention, utilized bandwidth may be increased and data distortion is minimized so that the number of stations connected to a data bus provided with the data clock of the invention may be increased substantially.
555841
Grumman Aerospace Corporation
Kirby Eades Gale Baker
LandOfFree
High speed data-clock synchronization processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed data-clock synchronization processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed data-clock synchronization processor will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1292620