High speed data transfer for a semiconductor memory

G - Physics – 11 – C

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

352/40

G11C 11/34 (2006.01) G11C 7/10 (2006.01) G11C 8/04 (2006.01) G11C 8/10 (2006.01)

Patent

CA 1161956

HIGH SPEED DATA TRANSFER FOR A SEMICONDUCTOR MEMORY ABSTRACT OF THE DISCLOSURE A system is described for use in a semiconductor memory for rapidly transferring data between a plurality of successive memory locations and a data output buss. The system includes a plurality of data latches for stor- ing data derived from successive locations in memory, and a corresponding plurality of serially coupled decoders, each associated with one of the data latches In response to an address input, one decoder is enabled for causing its associated data latch to output its stored data to the data buss. The latter decoder then disables itself and enables the next decoder so that a second latch out- puts its stored data. The process continues with each de- coder disabling itself and enabling the next decoder so that the data latches are caused to sequentially output their stored data.

373194

LandOfFree

Say what you really think

Search LandOfFree.com for Canadian inventors and patents. Rate them and share your experience with other people.

Rating

High speed data transfer for a semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed data transfer for a semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed data transfer for a semiconductor memory will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFCA-PAI-O-47381

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.