H - Electricity – 04 – L
Patent
H - Electricity
04
L
344/25
H04L 12/56 (2006.01) H04Q 11/04 (2006.01)
Patent
CA 1292541
ABSTRACT OF THE DISCLOSURE A switching system for switching synchronous and/or asynchronous data blocks between incoming and outgoing multiplexes. The asynchronous blocks are sporadically carried in the multiplexes. The cost of the system is reduced owing to the use of a single buffer memory whose cells memorize indifferently synchronous and asynchronous blocks. The number of cells is lower than the product of the number of incoming or outgoing multiplexes and the number of blocks per frame in the multiplexes. A buffer memory managing and write addressing circuit derives and memorizes the occupied or free condition of each of the buffer memory cells thereby permanently selecting the address of one of free buffer cells in which a data block is to be written. The occupied condition of a cell is signalled responsive to the write of an incoming data block into this cell, and the free condition of the cell is signalled responsive to the last read of the written block. A written block may be read several times when it should be transmitted onto several addressee outgoing multiplexes.
572071
Francois Joel
Gonet Patrick
Servel Michel
Etat Francais Represente Par Le Ministre Des Ptt (centre Nationa
Robic
LandOfFree
Hybrid time multiplex switching system with optimized buffer... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hybrid time multiplex switching system with optimized buffer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hybrid time multiplex switching system with optimized buffer... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1176581