I/o bus to system bus interface

Details I/o bus to system bus interface I/o bus to system bus interface

G - Physics

06

F

354/236

G06F 3/00 (2006.01)

Patent

CA 1336459

An information processing system comprises a high speed noninterlocked system bus 12 which couples together a plurality of system units including a main memory and a system bus interface (SBI) unit 34. The system bus interface unit is further coupled to an I/O bus 42 having a plurality of I/O Processors 44, 46 coupled thereto. The system bus interface includes read and write buffer storage for buffering information units being transferred between the system bus and the I/O bus. The I/O bus includes two signal lines which differentiate the condition of an I/O bus SBI BUSY signal line. One of these two signal lines indicates when the SBI read buffer is full while the other signal line indicates when the SBI write buffer is full. The SBI Busy signal line indicates when either of these conditions exist. I/O processors are enabled to differentiate between read and write buffer full conditions, thereby effectively increasing the bandwidth of the I/O bus.

616671

Affiliated with

Also associated with

Rating

I/o bus to system bus interface does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with I/o bus to system bus interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and I/o bus to system bus interface will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1269394