G - Physics – 06 – T
Patent
G - Physics
06
T
G06T 17/30 (2006.01) G06T 15/00 (2006.01) G09B 9/00 (2006.01) G09B 9/30 (2006.01)
Patent
CA 2146697
14 IMAGE GENERATION ARCHITECTURE EMPLOYING TRI-LEVEL FIXED INTERLEAVE PROCESSING AND DISTRIBUTION BUSES ABSTRACT An image generator architecture in which tri-level fixed interleave processing provides medium grain parallelism for polygon, tiling, and pixel operations. Input data at each stage are divided into spatially distributed subsets that are interleaved among parallel processors using a fixed, precalculated mapping that minimizes correlation of local scene complexity with any one processor. The present tri-level fixed interleave processing architecture divides a processing task into a pseudo-random, fixed interleaved pattern of regions that are assigned to different processors. Each processor processes many of these randomly located regions. The assignment of processors to regions is a fixed repeating pattern. The highest level of fixed interleave processing is the allocation of fixed-size database regions (area modules) to polygon processors. The next level relates to image sub-region fixed interleave processing. At this level, the displayed image is divided into small sub-regions that are assigned to tilers in a pseudo- random, but fixed manner. This levels the load across all pixel processors. Typically, tilers process a large contiguous area of the image. The present invention uses small sub-regions (64x64 pixels) and assigns many sub-regions from different channels to a single tiler. Each tiler maintains equal loading even with localized regions of high pixel processing. The third level relates to two-by-two pixel, fixed interleave processing. The image is further divided into 2x2 pixel blocks spread across multiple pixel opera- tors on a tiler. This fine grain parallelism, in a fixed pseudo-random orientation, ensures equal loading across all pixel processors. The second aspect of the present invention is the use of polygon and pixel distribution buses. Maximum image generator configurability, expansion, and efficient processing is required for a variety of simulator configurations used in networked training environments. To accomplish this, distribution buses are implemented between all graphics processing stages.
Cauble Kent
Heinen Mark N.
Kenworthy Mark L.
Miller Dale D.
Pheil Douglas
Loral Aerospace Corporation
Sim & Mcburney
LandOfFree
Image generation architecture employing tri-level fixed... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Image generation architecture employing tri-level fixed..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Image generation architecture employing tri-level fixed... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1560693