Image processor with free flow pipeline bus

Details Image processor with free flow pipeline bus Image processor with free flow pipeline bus

G - Physics

06

T

354/230.87

G06T 1/20 (2006.01)

Patent

CA 1312143

42450 CAN 2A ABSTRACT OF THE DISCLOSURE A digital image processing system (10) has a pipeline bus (30) for transferring addresses and data in parallel among the components of the system, which include an image memory (16), an address generator (18) and an intensity processor (20). The pipeline bus (30) includes a pipeline address bus (34), a pipeline data bus (36), and a master timing bus (38). Through the use of handshake signals, the pipeline bus (30) permits a free flow of pipelined data among the components at whatever rate is necessary to complete the particular processing task. Image data is transferred in the form of N x N pixel subimage blocks which can be addressed using a single address.

576058

Affiliated with

Also associated with

Rating

Image processor with free flow pipeline bus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Image processor with free flow pipeline bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Image processor with free flow pipeline bus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1177620