In-line piece-wise linear desynchronizer

Details In-line piece-wise linear desynchronizer In-line piece-wise linear desynchronizer

H - Electricity

04

L

H04L 7/04 (2006.01) H04J 3/07 (2006.01)

Patent

CA 2079630

PATENT 907-091 ABSTRACT OF THE DISCLOSURE An in-line piece-wise linear desynchronizer eliminates the need for very low bandwidth analog, phase lock loops to smooth phase jumps caused by pointer changes such as those associated with a DS-1 signal mapped into a SONET VT 1.5 payload. The desynchronizer comprises a digital elastic store position detection circuit, a digital frame induced jitter filter, a digital leak rate filter, and a digital frequency synthesizer (VCO). The magnitude of the jitter can be reduced to any level by adjusting the digital VCO resolution and digital leak rate filter time constant. The desynchronizer produces a digitally synthesized output clock which can then be coupled to an analog/digital phase lock loop for smoothing high frequency jitter in the synthesized output clock, thereby providing an in-line interface function.

Affiliated with

Also associated with

Rating

In-line piece-wise linear desynchronizer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with In-line piece-wise linear desynchronizer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and In-line piece-wise linear desynchronizer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1953317