G - Physics – 11 – C
Patent
G - Physics
11
C
354/224
G11C 29/00 (2006.01) G06F 11/20 (2006.01) G11C 29/28 (2006.01) G11C 29/38 (2006.01) G06F 11/22 (2006.01)
Patent
CA 1281428
Abstract of the Disclosure: In an information processing system for use in detecting an error in a main memory (11) comprising a plurality of memory units (111 to 118) and a common control section (19), an error detection signal and an error address are sent from a request source processor (15) to a diagnostic address generator (31) when an error is detected on an access operation of the request source processor. On diagnostic access operations, the diagnostic address generator successively produces a plurality of diagnostic addresses including the error address to receive diagnostic replies, each of which comprises a reply code. When an error of the main memory is indicated by the reply code, an error detection controller (32) discriminates the diagnostic address on occurrence of the error in the diagnostic operations to disconnect the memory unit or units from the main memory by the use of a memory restructuring circuit (36). All of the memory units are disconnected when a malfunction of the common control section is discriminated by the error detection controller.
546555
Corporation Nec
Smart & Biggar
LandOfFree
Information processing system capable of reducing invalid... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Information processing system capable of reducing invalid..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Information processing system capable of reducing invalid... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1313931