H - Electricity
03
K
328/202
H03K 19/094 (2006.01) H03K 19/003 (2006.01) H03K 19/017 (2006.01) H03K 19/0185 (2006.01) H03K 19/0952 (2006.01)
Patent
CA 1201179
- 1 - Abstract: The present invention relates to an input buffer circuit. The circuit is comprised of a source follower circuit which includes first and second FETs of identical conductivity type connected in series. A gate of the first FET is connected to an input circuit for receiving an input signal. The buffer circuit further includes a FET inverter circuit which receives an output of the source follower circuit which is derived from between the first and second FETs. The transition logic level of the source follower circuit is controlled by a voltage which is applied to a gate of the second FET in the source follower circuit.
442012
Asano Michio
Hayashi Takehisa
Masaki Akira
Masuda Noboru
Tanaka Hirotoshi
Hitachi Ltd.
Kirby Eades Gale Baker
LandOfFree
Input buffer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Input buffer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Input buffer will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1300645