Input buffer circuit for receiving multiple level input...

Details Input buffer circuit for receiving multiple level input... Input buffer circuit for receiving multiple level input...

H - Electricity

03

K

328/126, 328/175

H03K 19/094 (2006.01) H03K 19/0175 (2006.01) H03K 19/0185 (2006.01)

Patent

CA 1201491

INPUT BUFFER CIRCUIT FOR RECEIVING MULTIPLE LEVEL INPUT VOLTAGES Abstract An input buffer circuit (10) having a single input for receiving input voltages (VIN) characterized by having varying voltage swings is provided. First (12 and 15) and second (16 and 18) inverter circuits having differing switchpoint voltages are coupled to a level shifting portion (13, 17). The level shifting portion varies the level of swing of the input voltage (VIN) and buffers the input voltage (VIN). In one form, voltage coupling circuitry (22, 23) is interposed between the level shifting portion and a latching portion (25, 26) which provides the input voltage (VIN) as an output signal at a predetermined voltage level. In another form, voltage coupling circuitry (48, 53) controlled by control circuitry (49, 50, 57) couples the output of the level shifting portion (43, 44) to an output in response to the input voltage (VIN).

464599

Affiliated with

Also associated with

Rating

Input buffer circuit for receiving multiple level input... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Input buffer circuit for receiving multiple level input..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Input buffer circuit for receiving multiple level input... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1209401