Interconnect system with error correction

Details Interconnect system with error correction Interconnect system with error correction

H - Electricity

04

L

H04L 1/22 (2006.01) H03M 13/03 (2006.01) H04L 12/56 (2006.01)

Patent

CA 2364072

A method for transmission of digital data in a form of data packets through links carrying data packets with error correction, includes the steps of enveloping a sent packet data, first with an error detection scheme, and secondly with an error correction scheme. The error correction applies to both the sent packet data and to the error detection field. If an error in either of these fields occurs, the error correction scheme attempts to correct it. Error correction may fail in which case the packet is dropped. If error correction does not fail, there is still a possibility that there was an error which error correction did not correct correctly, or did not detect at all because the power of the correction scheme was exceeded. In these cases, the error detection scheme provides a method or means to detect such errors and drop the packet. Corresponding interconnect system with error correction, encode and decode for such are also provided.

Affiliated with

Also associated with

Rating

Interconnect system with error correction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interconnect system with error correction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interconnect system with error correction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1560155