Interface between processor and special instruction...

Details Interface between processor and special instruction... Interface between processor and special instruction...

G - Physics

06

F

354/233

G06F 9/38 (2006.01)

Patent

CA 1295749

83-409 ABSTRACT OF THE DISCLOSURE A processor and auxiliary processor for use in a digital data processing system, the auxiliary processor processing selected instructions, such as floating point instructions. The processor and auxiliary processor are interconnected by status lines, data lines and a bus to which other units in the system may also be connected. When the processor begins processing a selected instruction, it passes the instruction's operation code to the auxiliary processor over the data lines and enables the operands to be transferred to the auxiliary processor over the bus, along with information concerning each operand, which is transferred over the data lines. The processor then signals over the status lines that it is ready to receive the results. The auxiliary processor, when it has finished executing the special instruction, transmits a code over the status lines indicating it is sending the results, and transmits the condition codes over the data lines and the result data over the bus.

546137

Affiliated with

Also associated with

Rating

Interface between processor and special instruction... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interface between processor and special instruction..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interface between processor and special instruction... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1286115