G - Physics – 11 – C
Patent
G - Physics
11
C
354/241
G11C 7/00 (2006.01) G06F 3/00 (2006.01) G06F 5/10 (2006.01) G09G 5/393 (2006.01)
Patent
CA 1169976
INTERFACE MEMORY SYSTEM AND METHOD FOR WRITING INTO AND READING FROM A LARGE SERIAL MEMORY Abstract of the Disclosure A buffer memory system for effecting parallel transfer of data between an eight-bit processor and a large continually recirculating serial memory includes a 1024 word by 20 bit static random access memory (RAM). Twenty data terminals of the serial RAM are coupled by means of first bi-directional driver circuitry to cor- responding terminals of the static RAM. Three groups of the data terminals of the static RAM are sequentially multiplexed onto a data bus of the processor. Control circuitry responsive to control signals produced by the microprocessor and the serial memory includes first and second counters, outputs of which are multiplexed to the static RAM to enable the processor to write information into and read information out of the static RAM and to enable the serial memory to write information into and read information out of the static RAM.
388373
Ncr Corporation
Smart & Biggar
LandOfFree
Interface memory system and method for writing into and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interface memory system and method for writing into and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interface memory system and method for writing into and... will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1254591