H - Electricity – 04 – N
Patent
H - Electricity
04
N
350/33
H04N 7/12 (2006.01) G06T 9/00 (2006.01) H04N 7/24 (2006.01) H04N 7/26 (2006.01) H04N 7/32 (2006.01)
Patent
CA 1234213
Abstract An inter frame encoding system for video signals is desk cried. This system includes an encoder for performing inter- frame predictive encoding of a video signal to generate a predictive encoded signal. A scan converter converts the predictive encoded signal into a scan converted signal of a predetermined block. A code converter converts an effective picture element in the scan converted signal into a variable- length code and an ineffective picture element therein into a run length code to generate a code-converted signal. A buffer memory stores the code-converted signal and generates a buffer memory occupancy signal by calculating the quantity to be occupied by the code-converted signal. A simulator generates a simulation signal by calculating, on the basis of the predictive encoded signal and the code-converted signal, the quantity of information stored in the scan converter. In response to the buffer memory occupancy signal and the simulation signal a compensated buffer memory occupancy signal is generated. A mode controller responsive to the compensated buffer memory occupancy signal controls the generation of the predictive encoded signal.
489234
Corporation Nec
Smart & Biggar
LandOfFree
Interframe encoding system having a buffer simulator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interframe encoding system having a buffer simulator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interframe encoding system having a buffer simulator will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1311054