G - Physics – 11 – C
Patent
G - Physics
11
C
G11C 5/06 (2006.01) G11C 8/14 (2006.01) G11C 11/4097 (2006.01) H01L 21/8242 (2006.01) H01L 27/02 (2006.01)
Patent
CA 2369846
A high-density folded bitline memory array architecture is disclosed. High memory cell packing density is achieved by dividing polysilicon wordlines into short individual segments in the folded bitline scheme. Each wordline segment forms the gate of one or two DRAM memory cell transistors, and each segment is connected to a metal wordline, or conductor having low resistivity. By eliminating spaces between the memory cells due to passing wordlines, a cell arrangement and density similar to open bitline schemes is achieved. Further packing is obtained by arranging two columns of memory cells parallel to each bitline, each column offset with the other by a predetermined pitch. Therefore, by increasing the number of memory cells connected to each complementary bitline pair, each bitline pair can be cut in half and connected to its own bitline sense amplifier to reduce the bitline capacitance. Hence the memory cell architecture of the present invention occupies less area, and operates with faster speed than memory cell architectures of the prior art.
Kurjanowicz Wlodek
Kwok David Chi Wing
Atmos Corporation
Borden Ladner Gervais Llp
LandOfFree
Interleaved wordline architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interleaved wordline architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interleaved wordline architecture will most certainly appreciate the feedback.
Profile ID: LFCA-PAI-O-1545565