Interleaving/deinterleaving device and method for...

Details Interleaving/deinterleaving device and method for... Interleaving/deinterleaving device and method for...

H - Electricity

03

M

H03M 13/27 (2006.01)

Patent

CA 2445715

A device for sequentially storing input bit symbols of a given interleaver size N in a memory at an address from 0 to N-1 and reading the stored bit symbols from the memory. The device comprises a look-up table for providing a first variable m and a second variable J satisfying the equation N=2m×J; and an address generator for generating a read address depending on the first and second variables m and J provided from the look-up table. The read address is determined by 2m(K mod J)+ BRO m(K/J), where K(0<=K<=(N-1)) denotes a reading sequence, BRO m(y) is the bit-reversed m-bit value of y and / is a function in which a quotient of K divided by J is obtained, the quotient being an integer.

Affiliated with

Also associated with

Rating

Interleaving/deinterleaving device and method for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Interleaving/deinterleaving device and method for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interleaving/deinterleaving device and method for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1523396