Internal cache microprocessor slowdown circuit with minimal...

Details Internal cache microprocessor slowdown circuit with minimal... Internal cache microprocessor slowdown circuit with minimal...

G - Physics

06

F

354/230, 354/235

G06F 9/44 (2006.01) G06F 12/08 (2006.01) G06F 13/42 (2006.01)

Patent

CA 2025439

ABSTRACT A method for slowing down a high speed microprocessor with an internal cache to maintain compatibility with applications software written for slower speed microprocessors. The internal cache of the processor is invalidated during the slowdown and the cache address comparison circuitry is directed to evaluate external addresses for a preset interval, preventing the processor from accessing the cache, thereby slowing down the processor. The external address evaluation direction is released when a bus requesting device indicates a bus request during the slowdown, allowing the processor to respond to the bus request promptly to prevent possible latency problems from occurring, but still maintaining the. processor in a halted state.

Affiliated with

Also associated with

Rating

Internal cache microprocessor slowdown circuit with minimal... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Internal cache microprocessor slowdown circuit with minimal..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Internal cache microprocessor slowdown circuit with minimal... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFCA-PAI-O-1711145